MyIntoPIX : Login - Subscribe - Lost password

Home > Products > Memory Controllers - メモリコントローラ
 
Array ( [7] => stdClass Object ( [menu_label] => TICO [firstProductId] => 31 [products] => Array ( ) ) [1] => stdClass Object ( [menu_label] => JPEG 2000 FPGA/ASIC [firstProductId] => 15 [products] => Array ( [0] => stdClass Object ( [id] => 1 [menu_label] => 放送用途JPEG 2000コーデック ) [1] => stdClass Object ( [id] => 2 [menu_label] => デジタルシネマJPEG 2000コーデック ) [2] => stdClass Object ( [id] => 3 [menu_label] => M-ロスレスJPEG 2000コーデック ) [3] => stdClass Object ( [id] => 26 [menu_label] => UHD 4K/8K Encoder/Decoder ) [4] => stdClass Object ( [id] => 34 [menu_label] => J2K-RAW Encoder/Decoder ) ) ) [3] => stdClass Object ( [menu_label] => セキュリティIPコア [firstProductId] => 9 [products] => Array ( [0] => stdClass Object ( [id] => 10 [menu_label] => AESエンクリプタ/デクリプタ ) [1] => stdClass Object ( [id] => 11 [menu_label] => RSA Public Key ) [2] => stdClass Object ( [id] => 12 [menu_label] => 認証&ハッシュ機能 ) ) ) [2] => stdClass Object ( [menu_label] => Memory Controllers [firstProductId] => 5 [products] => Array ( [0] => stdClass Object ( [id] => 6 [menu_label] => メモリコントローラ ) ) ) [10] => stdClass Object ( [menu_label] => Video Transport [firstProductId] => 38 [products] => Array ( [0] => stdClass Object ( [id] => 39 [menu_label] => MPEG-2 TS ) [1] => stdClass Object ( [id] => 41 [menu_label] => SMPTE 2022 Reference Design ) [2] => stdClass Object ( [id] => 8 [menu_label] => UDP プロトコルマネージャ ) ) ) )

Download

JPEG 2000 

JPEG 2000 ALTERA     

JPEG 2000 XILINX     

 

TICO 

TICO ALTERA                 

TICO XILINX                  

TICO CPU SDK


TRANSPORT 

VIDEO TRANSPORT ALTERA (AVB, SMPTE2022,...)              

VIDEO TRANSPORT XILINX (AVB, SMPTE2022,...)              


Download Center


 

DDR Memory Controllers

General Description

The IPX-DDR core is a DDR2 / DDR3 / DDR4 / LPDDR2 memory controller optimized for managing single and multiple JPEG2000 cores as well as to share processing with other IP-cores. It can be adapted to various configuration and for Xilinx or Altera devices. The Memory controller guarantees efficient DDR access to the JPEG 2000 IP-cores and is fully compatible with all the families of intoPIX JPEG 2000 IP-cores.

The physical bus width is selectable between 8, 16, 32 and 64 bits.

Resources

Resources for Altera or Xilinx FPGA devices are provided on request and depends on your JPEG2000 project configuration

Key Features

  • Configurable data memory width
  • Continuous random data accesses within the same row
  • Reduced footprint. Area is linear with respect to the data memory width
  • High operating frequency supported
  • Efficient integration with memory arbiter cores

   Back to TOP of page  Contact