MyIntoPIX : Login - Subscribe - Lost password

Home > Products > Memory Controllers
 
Array ( [7] => stdClass Object ( [menu_label] => TICO [firstProductId] => 31 [products] => Array ( ) ) [1] => stdClass Object ( [menu_label] => JPEG 2000 FPGA/ASIC [firstProductId] => 15 [products] => Array ( [0] => stdClass Object ( [id] => 1 [menu_label] => HD Encoder/Decoder ) [1] => stdClass Object ( [id] => 2 [menu_label] => Cinema Encoder/Decoder ) [2] => stdClass Object ( [id] => 3 [menu_label] => Lossless Encoder/Decoder ) [3] => stdClass Object ( [id] => 26 [menu_label] => UHD 4K/8K Encoder/Decoder ) [4] => stdClass Object ( [id] => 34 [menu_label] => J2K-RAW Encoder/Decoder ) ) ) [3] => stdClass Object ( [menu_label] => Crypto / Security [firstProductId] => 9 [products] => Array ( [0] => stdClass Object ( [id] => 10 [menu_label] => AES Encryption ) [1] => stdClass Object ( [id] => 11 [menu_label] => RSA Public Key ) [2] => stdClass Object ( [id] => 12 [menu_label] => HMAC-SHA1 ) ) ) [2] => stdClass Object ( [menu_label] => Memory Controllers [firstProductId] => 5 [products] => Array ( [0] => stdClass Object ( [id] => 6 [menu_label] => Memory Controllers ) [1] => stdClass Object ( [id] => 7 [menu_label] => Memory Arbiter ) ) ) [10] => stdClass Object ( [menu_label] => Video Transport [firstProductId] => 38 [products] => Array ( [0] => stdClass Object ( [id] => 39 [menu_label] => MPEG-2 TS ) [1] => stdClass Object ( [id] => 41 [menu_label] => SMPTE 2022 Reference Design ) [2] => stdClass Object ( [id] => 8 [menu_label] => UDP Protocol Manager ) ) ) )

Download

JPEG 2000 

JPEG 2000 ALTERA     

JPEG 2000 XILINX     


TICO 

TICO ALTERA                 

TICO XILINX                  

TICO CPU SDK

TRANSPORT 

VIDEO TRANSPORT ALTERA (SMPTE2022,...)              

VIDEO TRANSPORT XILINX (SMPTE2022,...)              


Business Development Manager USA
Download Center


 

DDR3/DDR2 Memory Controllers

General Description

The IPX-DDR2 core is a DDR2 memory controller for Xilinx devices running up to 266 MHz and with bus width of up to 64 bits. This intoPIX core reduces the number of logic resources and improves the latency of row accesses. The DDR2 Memory controller guarantees efficient DDR2 access to the JPEG 2000 IP-cores and is fully compatible with all the families of intoPIX JPEG 2000 IP-cores.

The user interface is a bus of up to 256-bit width running at up to 133 MHz. The maximum peak rate transfer is 64 x 2 x 266 ~= 34 Gbit/s. The physical bus width is selectable between 8, 16, 32 and 64 bits, and the user interface is also selectable between 32, 64, 128 or 256 bit.

Resources

Resources for Altera or Xilinx FPGA devices are provided on request.

Key Features

  • Configurable data memory width
  • Continuous random data accesses within the same row
  • Reduced footprint. Area is linear with respect to the data memory width
  • High operating frequency supported
  • Efficient integration with memory arbiter cores, including IPX-MA (Memory Arbiter)

   Back to TOP of page  Contact